



THE UNIVERSITY of EDINBURGH
informatics



ΠΑΝΕΠΙΣΤΗΜΙΟ ΚΡΗΤΗΣ
UNIVERSITY OF CRETE

Towards the Synthesis of Coherence/Replication Protocols from Consistency Models via Real-Time Orderings

Vasilis Gavrielatos, Vijay Nagarajan, Panagiota Fatourou

Thanks to:

EPSRC
Pioneering research
and skills

arm



Shared Memory Systems


Distributed Systems

- NoSQL Databases
- Coordination Services
- DSMs


Computer Architecture

- Multiprocessors
- GPUs

Consistency Model




Consistency Model



Sequential Consistency
Release Consistency
Causal Consistency
Eventual Consistency
Total Store Order

...

Consistency Model




Synchronization Patterns

Consistency Model



Programmers




Designers

Consistency Model



Programmers




Designers


Consistency Model



Programmers




Designers



Consistency Model



Programmers



Designers


Replication Protocol:
e.g., Raft, CR, ABD,
ZAB, COPS, Kite

Coherence Protocol:
e.g., MOESI, TSO-CC
HMG




Programmers

Consistency Model



Designers




Abstraction

Consistency Model



Protocol High-level




Abstraction



Consistency Model




Protocol High-level



Protocol Low-level




Verification



Simulation



Implementation



Abstraction

Consistency Model



Protocol High-level



Protocol Low-level




Verification

Simulation



Implementation



ProtoGen [ISCA'18]

HieraGen [ISCA'20]

Odyssey [EuroSys '21]

GEM5-SLICC [In progress]

Abstraction

Consistency Model



Protocol High-level



Protocol Low-level




Verification



Simulation




Implementation



- ProtoGen [ISCA'18]
- HieraGen [ISCA'20]
- Odyssey [EuroSys '21]
- GEM5-SLICC [In progress]

Consistency Model




Synchronization Patterns




Alglave et. al [Herding Cats TOPLAS '14]

Consistency Model




Synchronization Patterns

Protocol



Real time orderings

Consistency Model




Synchronization Patterns

Mapping



Protocol



Real time orderings

Consistency Model



Synchronization Patterns


Mapping





Protocol





Real time orderings







































Program-order **R**ead **T**ime orderings



Prt-orderings

1. $\text{prt}_{WR} (W \rightarrow R)$





1. $\text{prt}_{WR} (W \rightarrow R)$



2. $\text{prt}_{WW} (W \rightarrow W)$

3. $\text{prt}_{RR} (R \rightarrow R)$

4. $\text{prt}_{RW} (R \rightarrow W)$





Synchronization **R**ead **T**ime orderings




Srt-orderings

1. $\text{srt}_{WR} (W \rightarrow R)$







1. $\text{srt}_{WR} \quad (W \rightarrow R)$


2. $\text{srt}_{WW} \quad (W \rightarrow W)$

3. $\text{srt}_{RR} \quad (R \rightarrow R)$

4. $\text{srt}_{RW} \quad (R \rightarrow W)$


pri-orderings

sr-orderings





Real Time Orderings

prt-orderings srt-orderings



Real Time Orderings



Consistency Model



Synchronization Patterns

Mapping



Protocol



Real time orderings

Initially X, Y = 0

P1

P2

Write (x = 1)

Read (y = 0)

Write (y = 1)

Read (x)

Initially X, Y = 0

P1

P2

Write (x = 1)



Read (y = 0)



Write (y = 1)

Read (x)

Initially $X, Y = 0$

P1

P2

Write ($x = 1$)




Read ($y = 0$)



Write ($y = 1$)

Read (x)



Initially X, Y = 0

P1

P2

Write (x = 1)




Read (y = 0)



Write (y = 1)



Read (x)



Initially X, Y = 0

P1

P2

Write (x = 1)



Read (y = 0)



Write (y = 1)



Read (x = 1)

Initially X, Y = 0

P1

P2

Write (x = 1)



Read (y = 0)



Write (y = 1)



Read (x = 1)


Mapping

prt


srt



W → R




Consistency Model



Synchronization Patterns

Protocol




Mapping



Real time orderings

Consistency Model




Synchronization Patterns

Proof in the paper

Mapping



Protocol



Real time orderings

Abstraction

Consistency Model



Protocol High-level



Protocol Low-level




Verification



Simulation




Implementation




Abstraction

Consistency Model



Synchronization Patterns

Protocol High-level



Real time orderings

Protocol Low-level

Verification

Simulation

Implementation



Backup Slides